IN THE CLAIMS

1-14 (Cancelled)

15. (Currently Amended) The process of claim 16, comprising forming an

oxide over said bitline bitlines.

16. (Currently Amended) A process of fabricating a memory cell

comprising a substrate that comprises a first region and a second region with a

channel therebetween, the method comprising:

forming a gate above said channel of said substrate, wherein said gate

comprises a polysilicon layer;

forming a bitline bitlines on both sides of said gate subsequent to said

forming said gate comprising said polysilicon layer; and

siliciding said bitline bitlines.

17. (Original) The process of claim 16, comprising siliciding said polysilicon

layer.

18. (Currently Amended) The process of claim 16, wherein said siliciding of

said bitline bitlines and said polysilicon layer occur simultaneously.

AMD-E306/JPH/MJB

Examiner: Vu, Quang D.

Serial No.: 09/885,426
- Group Art Unit: 2811

- 2 -

- 19. (Previously Presented) The process of claim 16, comprising: forming a charge trapping region that contains a first amount of charge; and forming a layer between said channel and said charge trapping region, wherein said layer has a thickness such that said first amount of charge is prevented from directly tunneling into said layer.
- 20. (Original) The process of claim 19, wherein said charge trapping region comprises silicon nitride.
- 21. (Previously Presented) The process of claim 16, wherein said gate comprises an N-type material.
- 22. (Original) The process of claim 21, wherein said gate comprises a polycrystalline silicon.
- 23. (Original) The process of claim 19, further comprising forming an insulating layer on said charge trapping region.
- 24. (Original) The process of claim 23, wherein said insulating layer comprises silicon dioxide.

AMD-E306/JPH/MJB Serial No.: 09/885,426 Examiner: Vu, Quang D. - 3 - Group Art Unit: 2811 25. (Original) The process of claim 24, wherein said charge trapping region comprises silicon dioxide.

26. (Previously Presented) The process of claim 16, wherein said memory cell comprises an EEPROM memory cell.

27. (Previously Presented) The process of claim 16, wherein said memory cell comprises a two-bit memory cell.

28. (Previously Presented) The process of claim 16, wherein said substrate comprises a P-type substrate.

29. (Currently Amended) The process of claim 16, further comprising scaling the length of said bitline bitlines.

30. (Currently Amended) The process of claim 29, wherein said scaling comprises reducing the thermal cycle of said bitline bitlines.